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At facilities having a research-training reactor, such as the 
University of Missouri-Rolla Reactor (UMRR), one finds it necessary to 
perform a large number of rod calibrations during the course of the year. 
In practice rod worths are determined by measuring the reactor period 
created by an incremental withdrawal of the rod under calibration. 
Period is then related to reactivity thru the use of a publication such 
as the AEC publication, TID-4500. 
This frequent measurement of period makes it desirable to have a 
simple, automatic and accurate method to make such measurements. At 
UMRR we have designed, constructed and installed such an instrument. 
The instrument measures doubling time rather than period but, thru the 
use of an internal time base conversion, displays a four bit decimal 
number that is the reactor period in seconds. The instrument is simple 
in concept and utilizes the 7400 Series integrated circuits in the 
largest portion of the unit. The instrument is easy to operate and 
once initiated, will automatically complete the measurement of the 
period displaying the results. Error in the instrument can be shown to 
be less than 1.5%. Thus the unit meets the three requirements of 
simplicity, accuracy and ease of operation and in addition is moderate-
ly inexpensive, less than $120. 
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The Atomic Energy Commission's licensing requirements make it nee-
essary to determine rod worth curves at intervals not to exceed six 
months as well as recalibration following changes in core configuration. 
At research-training facilities like the University of Missouri-Rolla 
Reactor (UMRR), a 200 Kwh 1 swimming-pool reactor, such rod calibra-t erma 
tions occur quite frequently. At UMRR rod worth curves are performed by 
staff at six month intervals and following interim changes of core con-
figuration. They are also performed as laboratory experiments by 
students in Nuclear Engineering. 
Rod worth determinations are made by experimentally determining 
the reactor period generated by the incremental withdrawals of the rod 
under calibration, then relating the period to reactivity thru AEC 
publication, "TID 4500". Since period is defined as the amount of time 
required for reactor power to increase by a factor of the exponential 
constant "e", the measurement to be made is time as a function of 
power. The method of making this measurement is to withdraw the rod a 
specific distance and after the initial transients have died away a 
manual measurement is made of the time for reactor power to increase 
from 30 to 81% as observed on the Linear Power Recorder. The 30 to 81% 
change is approximately a factor of "e" increase. This method of 
measurement requires interpolation of the signal observed, since the 
minor divisions on the recorder in question are 2% increments. It is 
difficult to calculate the accuracy of measurements made in this manner 
since the operator is an integral part of the measurement. One may 
assume that, on the average, the operator is able to resolve reactor 
power to within ± 1% with an occasional operator induced error. In 
addition to the resolving error the recorder has a quoted figure of 
± 0.3% for linearity. 
The purpose to this paper is to detail a digital system that is 
capable of measuring and displaying period. The system is automatic, 
except for an initiation signal from the operator. The instrument 
has an eight stage Analog to Digital Convertor with a resolving 
accuracy of plus or minus the least significant digit (±LSD). This 
is a resolving accuracy of ± 0.4%. The linearity figure for the con-
vertor is ±~ LSD or ± 0.2% if expressed as a percentage. The two 
sources of error create an uncertainty in the period measurement 
that is inversely proportional to the initial power level. (Refer to 
Topic IV) If one uses the optimum range of the instrument, initial 
power equal to one-half the full scale power, the maximum possible 
instrument error can be shown to be less than 1.5%. The device has 
been installed at the UMRR and fulfills its intended function during 
the rod calibration procedures. 
2 
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II. THEORY OF OPERATION 
Reactor period is defined as the time necessary for the reactor 
power to increase by the exponential constant "e 11 and is normally ex-
pressed in seconds. It may be measured by determining the elapsed 
time for such an increase or by measuring the time for power to increase 
by a factor of two, "Doubling Time", and then converting to period by 
dividing by the natural logarithm of two. This can be shown in the 
following manner: 
p (t) p .. et/T 0 where, t time from P(O) 
T Reactor Period 
P 0 Initial power level 
When P(t) = 2•Po the power is twice the initial value and the variable, 
time, is defined to be t 2 . 
2•P p • 
t2/T 




ln 2 t2/T 
T t2/ln 2 ~ t2/0.69 
The instrument installed at the UMRR measures the elapsed doubling 
time and internally converts real time seconds to equivalent period 
seconds. The instrument can be divided into three sections for discus-
sion purposes, shown in Figure 1. 
A. Analog to Digital Convertor 
The section contains a tracking Analog to Digital Convertor whose 
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Figure 1. Block Diagram of the System 
~ 
input is a zero to -5 volt analog signal that is proportional to the 
present reactor power and whose output is an unsigned 8 bit binary num-
ber which is sent to the Decision Logic board. 
B. Decision Logic 
5 
This unit inputs the 8 bit number and upon initiation of a measure-
ment locks the initial value of P0 into a register. The board then 
begins to compare the present value received from the Analog to Digital 
Convertor against the initial value. This comparison continues until 
the present value is either twice or one-half the initial value. At 
this time the Decision Logic unit outputs a termination signal to the 
Display Logic board. 
C. Display Logic 
The unit is basically a four stage counter with an input gating 
circuit. The gate is opened when the START push button is pushed and 
is closed by the STOP signal from the Decision Logic board. Since the 
interval between initiation and termination is the doublin~ time, one 
must convert to reactor period by dividing by the natural logarithm of 
two. This is accomplished internally in the Display Unit by dividing 
the real time, time base by the natural logarithm of two and using the 
equivalent period time base as the input to the four digit display 
register. 
III. CIRCUIT OPERATION 
This section is intended to give a complete detailed description 
of the sub-sections of the device and to describe the interactions of 
the sub-sections in the complete system. 
A. Analog to Digital Convertor 
The heart of the Analog to Digital Convertor is a solid state 
Digital to Analog Convertor (DAC) module that converts an eight bit 
binary number to a proportional current. Referring to Figure 2 we 
examine the operation of the circuit. For an illustrative example we 
assume that the input to Jl is a -1 volt signal and the 8 bit counter 
is initially reset, zero current output, so the voltage at the test 
point (TP) will be negative. This negative signal is converted to a 
logic "1" by the l-!710 comparator circuit. The direction Flip-Flop is 
set when the CLOCK! timing pulse is generated. This will partially 
enable the upper NAND gate. The gate will be completely enabled when 
the CLOCK2 pulse is generated, however, the Up pulse doesn't enter 
the 74193 reversible counter until the trailing edge of CLOCK2, due 
to the triggering characteristics of the counter. With a count of 
l in the counter the current out of the DAC is about 7.8 microamperes 
which developes about +4.4 millivolts at pin 15 of the convertor, thus 
reducing the negative voltage at the TP by a small amount. The process 
is continued until the 8 bit counter reaches a count of 5210 or 
110100
2
. The current out of the DAC will be about 406 micro-amps, 
while the current removed from the TP node by the -1 volt input sig-
nal is about 400 micro-amps. Thus the voltage at the TP is now a 
small positive voltage which is converted to a logic "0" by the 11710 
6 
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Figure 2. Analog to Digital Convertor 
-....1 
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comparator. The direction Flip-Flop is reset by the CLOCKl pulse and 
the register is counted down one bit by the CLOCK2 pulse. At a count 
of 5110 or 1100112 the voltage at the TP is negative which generates an 
Up pulse during the next clock cycle. The convertor continues to 
oscillate back and forth between a count of 51 and 52 until one 10 10 
changes the input voltage. The Analog to Digital Convertor will con-
tinually track the input signal until one depresses the STP.RT push 
button, at which time the timing circuit is momentarily frozen at 
CLOCK4 time. This allows the transfer of the 8 bit word from the con-
vertor to the Decision Logic board to be free from switching transients. 
The remaining circuit on the Analog to Digital board is the clock 
and timing circuit which consists of an astable multivibrator and a 
two stage binary counter. The two stage counter is decoded by four 
NOR gates into four distinct timing pulses, CLOCKl thru CLOCK4. The 
astable runs at approximately 100 kHz and thus the timing pulse fre-
quency is about 25 kHz. This gives the convertor a resolution time 
for a full scale step input of about 0.01 seconds, which would give a 
tracking rate of 500 volts/sec. Comparing this to the maximum expected 
input rate of chanqe of 0.182 volts/sec. we see that the convertor's 
tracking ability is well in excess of that required to follow input 
variations. 
B. Decision Logic Board 
The Decision Logic board, Figure 3, takes as an input the 8 bit 
binary number from the Analog to Digital Convertor. When the STROBE 
signal from the START push button is received, the present digital 
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value of the reactor power is stored in the two 7475 latches. The 
inverted output of the latches is fed into two 8 bit adder chains. In 
the first adder chain the latch output is shifted one position left 
with the LSD and the input carry both hard-wired at a logic "1" level. 
This means that when the 8 bit number from the convertor has doubled 
from its' initial value the first adder chain will generate a carry 
out signal. As an illustrative example assume the initial digital value 
is a count of 100 or 01100100 . 
10 2 
p {0) 01100100 
L 10011011 
Thus L left shifted one position and with a hard-wired logic "1" LSD, 
the first input to the adder is: 
L* 00110111 
The second input is the 8 bit digital input from the Analog to Digital 
Convertor, which at the region of interest will be twice P(O) or 200 10 
11001000 . The third input is a hard-wired "1" carry-in. Thus the 
2 
adder chain sums: 
2•P{O) 11001000 
L* 00110111 
Carry-in = 1 
00000000 plus a "1" carry-out signal. 
Thus the first adder chain generates a logic "1" carry-out signal when 
P(t) is greater than or equal to twice P(O). 
The second adder chain works in a similiar fashion, except the 
carry-out signal becomes a zero when P{t) is less than or equal to 










Figure 3. Decision Logic Unit I-' 
0 
P(O) = 10010 = 01100100 
L 10011011 
Creating the modified signal, L** by right shifting the binary number 





11111111 with a "0" carry-out. 
The logic "0" carry-out signal from the second adder chain is fed thru 
a NAND gate used as a simple invertor. This signal and the output of 
the first adder chain are gated with the CLOCK4 pulse from the Digital 
to Analog Convertor, creating a "0" STOP signal when the power level 
has either doubled or been reduced to one-half the original value 
frozen in the 7475 latches when the START push button was depressed. 
One item in the circuit that is not self-explanatory is the pur-
pose of the diode from the carry-out of the first adder chain to the 
L8 output. The diode inhibits an erroneous STOP signal that would be 
generated when one would attempt to measure negative periods and the 
initial count in the register would contain a logic "1'' in the MSD. 
Rather than belabor the point it is suggested that the reader examine 
the behavior of the first adder chain, as was done in a previous 
example, assuming an initial value of 12810 . If this is done one will 
find that carry-out "l's" are generated immediately after the initia-
tion of the measurement unless inhibited by the diode. 
C. Display Logic Board 
11 
The Display Board, Figure 4, is simply a gated decade counter that 
12 
counts clock pulses from a crystal controlled oscillator. The gate is 
opened in the following manner, by depressing the START push button 
the NAND-NAND flip-flop is set, which partially enables the NOR gate. 
When the push button is released the NOR gate is fully enabled and 
clock pulses are then gated into the display counter via the NAND gate. 
The oscillator frequency was determined as much by economics as 
by reactor theory. The desired display was to be a four digit decimal 
number including one decimal place. The time base counted into the 
display unit is to be tenths of reactor period equivalent seconds 
rather than real time tenths of seconds. Real time is converted to 
equivalent period seconds by dividing by the natural logarithm of 2.0 
which is 0.69315. This requires an input pulse rate of 14.421 pps 
into the four stage decimal display register. For crystal stability 
one is restricted to values above 100 kHz using divider circuits to 
achieve the lower frequencies. Crystals of 144.210 kHz and 1.442 695 MHz 
were found to be unrealistically priced. By multiplying 1.442 695 by 5 
we find that 7.213 415 MHz lies in the middle of the 40 meter amateur 
radio band where crystals can be ordered at a reasonable cost. The 
additional cost of adding two more 1490 decade counters to the display 
unit is minimal when compared to the cost of the special purpose 
crystal. Thus the display unit consists of a 7.213 MHz oscillator, a 
divide by five section of a 7490 decade counter, five divide by ten 
decade counters (1490's) followed by four more decade counters (7490's) 
those outputs are tied to BCD drivers (1441's) for the Nixie tube 
display units. The counter is enabled as previously discussed and 
counting is terminated by the STOP signal from the Decision Logic 
board. The display is reset by depressing the START push button 
To DECISION LOGIC 
STROBE 








The oscillator used in the system is an untuned Pierce with a 
common emitter follower stage for isolation. The output of the CE 
stage is clipped at a five volt level by a zener diode to make the 
oscillator output compatible with TTL logic circuits. 
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IV. CALIBRATION AND ACCURACY 
The pica-ammeter at UMRR provides a 0 to -5 volt signal propor-
tional to 0 to 120% of the instrument's range, with nine usable ranges 
from 2 watts to 200 kilowatts. The period measuring device should be 
calibrated so that a -5 volt input yields a count oscillating between 
25410 and 25510 . This is accomplished by first shorting the input 
and observing that the 8 bit number from the A/D Convertor is oscil-
lating between a count of zero and one, then one inputs a -5 volt 
signal and adjusts the potentiometer until the count from the convert-
or varies between 25410 and 25510 . The preceding item is the only 
adjustment required on the unit and following that, the unit may be 
installed and connected to the pica-ammeter. 
Accuracy of the unit is determined by the four factors listed 
below: 
1. Voltage resolution in the A/D Convertor. 
2. Linearity of the A/D Convertor. 
3. Resolution time of the A/D Convertor. 
4. Time base inaccuracy. 
The last two factors are disregarded as sources of error since the 
resolving time of the unit is much faster than the maximum rate of 
change of the input and the time base will have less than 0.01% devi-
ation due to the use of the crystal oscillator. Thus the accuracy 
is determined by the two factors generated in the A/D Convertor. 
The first source of error is related to the one bit variation in 
15 
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the LSD of the A/D Convertor. This variation in count is an uncertain-
ty in power since the signal we are performing the conversion on is 
proportional to power. We may relate uncertainty in power to uncertain-
ty in time in the following manner: 
1. Solve the power equation for time. 
2. Differentiate with respect to time. 
3. Replace dt and dP with ~t and ~P, the respective uncertainties 
in time and power, then solve for ~t. 
At the beginning of a measurement there will not be any uncertainty in 
time because the counter is started by the START push button, however, 
there will be an uncertainty at the end of the measurement because of 
the power uncertainty created by the resolving error of the system. 
In the normal A/D Convertor the uncertainty is ±~ LSD. In tracking 
convertors the uncertainty is ± LSD because the count varies above 
and below the true value, thus at any instant the true value could lie 
as much as one count above or below the indicated value. This ± one 
count variation is doubled in the instrument creating a four count 
error band in the termination of the measurement. This error band 
has been reduced by half by gating the START signal with the CLOCK4 
and the Up signals, refer to Figure 2. The process is to simply force 
the A/D Convertor to take on the upper value of the one bit variation 
so that the uncertainty at the beginning is -LSD rather than ± LSD, 
thus reducing the uncertainty at the termination value to ± LSD. 
The steps involved in calculating the error are: 
1. Define error created by the power uncertainty as; 
2. Replace T in the expression for ~t by T = t2/0.69. 
3. The power per bit resolution of the convertor, defined 
as 6P, is expressed as the full scale power (P ) 
F.S. 
divided by 25510 . 
4. Evaluated the error expression at the termination value 
of P = 2·P0 replacing P0 with K•Pf.s. Where K is the 
fractional part of full scale power, i.e. K = PO/PF.S .. 
The culmination of these three steps is: 
Error 
1 




Thus, as one might expect, the accuracy of a measurement depends on 
the initial starting point of the measurement. 
The second error term can be calculated in a similar manner using 
the figure of ±~ LSD for linearity quoted by the manufacturer of the 
DAC module used in the A/D unit. The only difference in the ca1cu1a-
tion is brought about by the fact that the nonlinearity does not have 
to have the same sign at the termination and initiation points, there-
fore, one will have to consider the effect of the uncertainty at both 
locations. The ±~ LSD uncertainty at the initiation point will be 
multiplied by two at the termination point and the termination non-
linearity will add another ±~ LSD so the effective uncertainty due to 
nonlinearity will be one and one-half counts. 
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Thus the error due to nonlinearity is expressed by: 
Error2 
Error ± 0 · 43 X 100% K 
18 
The maximum error possible would be the simple sum of the error sources 
so that: 
Error 
Total Error + Error 1 2 
± 0.71 % 
K 
The possible error ranges from a low of ± 1.5% forK= 0.5, initial 
power equal to one-half the full scale value, thru 7.1% at K = 0.1, 
initial power one-tenth the full scale value. As can be seen, one 
must utilize the upper half of the instrument's range to achieve 
maximum accuracy when making period measurements. 
V. CONCLUSIONS 
A basic digital instrument has been designed, constructed and 
installed on the UMRR. Although not particularly sophisticated the 
instrument has the advantages of modest cost, improved convenience 
and improved accuracy. The instrument automatically completes the 
measurement of reactor period, positive or negative, by physically 
measuring the doubling time and displaying the equivalent reactor 
period on a four digit decimal readout. The instrument can measure 
stable periods up to 999.9 sec. with a possible error of less than 
1.5%, if one uses the entire measurement range. It is difficult to 
compare the 1.5% figure to the manual method of measurement because 
the operator was an integral part of the system, but one can show a 
two-to-one improvement in the power resolving ability of the digital 
device and an improvement of three-to-two in the linearity of the 
A/D Convertor when compared to the recorder. Thus we can simply say 
that there is an increase in the accuracy of the system. 
There are three considerations to be observed when using the 
instrument to measure positive period: 
1. The power must double from the initial value. Therefore, 
the pica-ammeter must be less than half scale prior to the 
initiation of a measurement. 
2. Accuracy is inversely proportional to the initial power, 
therefore, one would like to start as near to half scale 
as possible. 
3. switching the pica-ammeter during a measurement will cause 
an erroneous reading. 
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When measuring negative periods one must observe two considerations to 
insure maximum accuracy. 
l. The initial value should be near full scale. 
2. Switching the pice-ammeter during a measurement invalidates 
the reading. 
As long as the preceding considerations are followed the measured 
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APPENDIX A 
Accuracy Calculations 
The basic equation we are working with is: 
P(t) = P et/T 0 (1) 
However, we are interested in the behavior of time as a function of 
power so we solve Equation (1) for time. 
t(P) T ln P 
Po 







Thus the uncertainty in time (6t) caused by an uncertainty in power 
(6P) can be described as: 
6t = ~p p 
evaluated at a particular power. 
(4) 
Errors in an Analog to Digital Convertor that can create an 
uncertainty in the power measurement are, the quantization uncertain-
ty and linearity errors. The quantization error (Q.E.) for a static 
A/D Convertor is ±~ LSD, however, a tracking A/D Convertor has a Q.E. 
of ± LSD because of the continuous one count variation that denotes 
the tracking convertor. The quantization error for the A/D Convertor 
used is: 




where n is the number of stages in the convertor. Linearity error 
is determined by the DAC module used in the system and, as in most 
high accuracy convertors, the figure quoted by the manufacturer is 
±~ LSD. 
The effect due to power uncertainty created by the quantization 





Introducing the variable K that is defined in the following manner: 
K (7) 







The error due to quantization uncertainty is then: 
Error 
1 
lltl 2P0 ± X 100% 
(8) 
(9) 




± l X 100% 
0.69•510•K 
± 0.28 % 
K 
( 10) 
Error due to non-linearity will be felt both at the starting 





± X 100% (11) 
Because of the internal doubling in the instrument the error due to 
uncertainty of the initial value will be ± LSD at termination. The 
uncertainty due to non-linearity at the termination value will be 
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±~ LSD so that the total uncertainty due to combined non-linearity will 
be plus or minus one and one-half counts. 
Error2 
1.s • ~t~2P0 ± X 100% 
t2 
(12) 
Making the same substitutions that were used in generating Equation 






----- X 100% 0.69•2•255•K 
± 0.43 % (13) 
K 
The worst possible error that one might expect is the simple 
sum of Error
1 





Since K, for positive periods is limited to a maximum of one-half, 
because power must be allowed to double during a measurement, the 
minimum possible error that one may quote for the instrument is: 
Error 
Total 
± 1.42% (15) 
While this figure seems quite large one must remember that we have 
improved the power resolution by 50% and have improved the linearity 
figure by 33% over the manual method previously used to determine 
the reactor period. Thus one may say that the instrument shows a 
definite mathematic improvement in accuracy in addition to the 
improvement created by the reduction of operator induced errors by 





The following is a rod worth calibration performed on rod number 
4 at the University of Missouri-Rolla Reactor. This calibration was 
performed on November 16, 1972. 
DATA 
Rod Withdrawal Data* Period Reactivity Total 
Position Increment Point in sees. from TID-4500 Reactivity 
X 10-4 X 10-4 
6" 6" 3" 239.2 3.60 3.60 
10" 4" 8" 90.9 8.03 11.63 
12" 2" 11" 153.8 5.26 16.89 
14" 2" 13" 165.1 4.96 21.85 
18" 4" 16" 77.6 9.02 29.87 
24" 6" 21" 140.1 5.69 35.56 
* The Data Point is determined by subtracting one-half the withdrawal 
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Printed Circuit Layout 
Included in this section are photos of the three circuit boards 
used in the instrument. The Analog-to-Digital Convertor and the 
Display Logic boards are complete with the exception of a small number 
of power and ground jumpers. The location of the jumpers is reasonably 
straightforward and can be accomplished with the flat wires normally 
used for that purpose. The third board, Decision Logic, requires a 
large number of interconnections and it is suggested that one use the 
"wire wrap" technique to accomplish this. 
I •••"•• 
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Figure 6. Analog to Digital Convertor Printed Circuit 
w 
0 
Figure 7. Decision Logic Printed Circuit 
w 
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